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Abstract  The input cap  voltages are unbalanced 
under the conventional control strategy in a dual half-bridge 
cascaded three-level (TL) DC/DC converter, which would affect 
the high voltage stresses on the capacitors. This paper proposes a 
pulse-wide modulation (PWM) strategy with two working modes 
for the dual half-bridge cascaded TL DC/DC converter, which 
can realize the zero-voltage switching (ZVS). More significantly, 
a capacitor voltage balance control is proposed by alternating the 
two working modes of the proposed ZVS PWM strategy, which 
can eliminate the voltage unbalance on the four input capacitors. 
Therefore, the proposed control strategy can improve the 
s in: 1) reducing the switching losses and 
noises of the power switches; and 2) reducing the voltage stresses 
on the input capacitors. Finally, the simulation results are 
conducted to verify the proposed control strategy. 
Keywords Capacitor voltage balance; DC/DC converter; 
three-level (TL). 
I.  INTRODUCTION 
Although AC grids and AC distribution systems are widely 
used for transmitting the electrical power currently [1-3], DC 
distribution system is regarded as one of promising solutions 
for the future power distribution system [4-6] because the 
increasing applications of renewable energy. Many studies pay 
attention on the high voltage DC/DC converters with high 
performance and high reliability [7], [8] because they play 
very importance role in delivering the electrical power in DC 
distribution systems. Due to low voltage stress on the power 
switch, the three-level (TL) DC/DC converter is one of most 
suitable choices for the DC distribution systems with high DC 
bus voltage [9], [10]. The TL circuit structure was first 
proposed for the DC/DC converter in [11]. Then many studies 
have been carried on the TL DC/DC converter [12-15]. 
Improving the power density and efficiency is one of the hot 
topics about the TL DC/DC converters. In [16], a dual half-
bridge cascaded TL DC/DC converter, which is composed of 
two transformers and two half-bridge cells, was proposed. The 
two half-bridge cells are connected in series without the 
clamping diodes and flying capacitors to keep the voltage 
stresses on the power switches only half of the input voltage. 
Therefore, the dual half-bridge cascaded TL DC/DC converter 
have more compact circuit structure in comparison with the 
conventional TL DC/DC converter. However, the voltages 
among the input capacitors in the dual half-bridge cascaded 
TL DC/DC converter are unbalanced under the conventional 
control strategy, which would cause high voltage stresses on 
the input capacitors. In addition, this capacitor voltage 
unbalance would become severe with the output voltage 
decreasing or the input voltage increasing. 
In this paper, a zero-voltage switching (ZVS) pulse-wide 
modulation (PWM) strategy and a capacitor voltage balance 
control are proposed for the dual half-bridge cascaded TL 
DC/DC converter. The proposed ZVS PWM strategy is 
composed of two working modes, which have the same output 
performance and can both realize the ZVS for the power 
switches. More significantly, a capacitor voltage balance 
control is proposed by alternating the two working modes of 
the proposed ZVS PWM strategy to eliminate the voltage 
unbalance among the four input capacitors. Consequently, the 
proposed control strategy can improve the performances of the 
converter in aspects of reducing the switching losses and 
noises, and reducing the voltage stresses on the input 
capacitors. Finally, the simulation results are presented to 
verify the proposed control strategy. 
The organization of this paper is as follows. Section II 
analyzes the voltage unbalance among the input capacitors 
under the conventional control strategy. Section III illustrates 
the operation principles of the proposed ZVS PWM strategy 
and proposed capacitor voltage balance control. Section IV 
analyzes the characteristics of the dual half-bridge cascaded TL 
DC/DC converter under the proposed control strategy. Section 
V presents the simulation results to verify the proposed control 
strategy. Finally, the main contributions of this paper are 
summarized in Section VI. 
II. CAPCITOR VOLTAGE UNBALANCE ANALYSIS 
Fig. 1 shows the circuit structure of the dual half-bridge 
cascaded TL DC/DC converter with main operation waveforms 
under the conventional control strategy [16]. In the primary 
side, four input capacitors Ci1 - Ci4 are used to split the input 
voltage Vin into four voltages V1 - V4; S1 - S4 and D1 - D4 are 
power switches and diodes; Tr1 and Tr2 are two high frequency 
transformers; C1 - C4 are the parasitic capacitors of S1 - S4. In 
the secondary side, there are two rectifier diodes Dr1 and Dr2, 
one output filter inductor Lo, and one output filter capacitor Co. 
In Fig. 1(a), ip1 and ip2 is the current of the transformer Tr1 and 
Tr2; io and Vo are the output current and voltage; n is turns ratio 
of the transformers Tr1 and Tr2; Vab is the voltage between point 
a and b; Vcd is the voltage between point c and d. In Fig. 1(b), 
drv1 - drv4 are the driving signals for the power switches S1 - S4; 
d1 and d2 are the duty cycles in one switching period. If 





































































Fig. 1. (a) Circuit structure of dual half-bridge cascaded TL DC/DC 
converter. (b) Main operation waveforms. 
Before discussing about the voltage unbalance among the 
input capacitors in the dual half-bridge cascaded TL DC/DC 
converter, some assumptions are made as below: 1) the output 
filter inductor Lo is large enough to be considered as the current 
source; 2) the switches S1 - S4 and diodes D1 - D4 are ideal; 3) 
the input capacitors Ci1 - Ci4 have the same capacitance and are 
large enough to be considered as the voltage sources. 
According to Fig. 1(a), the relations between the voltages 
on the input capacitors are 
1 2 / 2inV V V                                    (1) 
3 4 / 2inV V V                                    (2) 
Based on the volt-second principle, if neglect the dead time, 
the voltages on the transformers Tr1 and Tr2 multiplied by the 
time periods in one switching period can be expressed by 
1 2 2 1s sV d T V d T                               (3) 
4 2 3 1s sV d T V d T                               (4) 
According to (1) - (4), the voltages on the input capacitors 
can be obtained 
1
1 4 2
inV dV V                                 (5) 
2
2 3 2
inV dV V                                (6) 
Normally, d2 is larger than d1 under the conventional 
control strategy. Therefore, the voltages on the four input 
capacitors Ci1 - Ci4 (V1 - V4) would be unbalanced, which 
means that the voltages on Ci2 and Ci3 (V2 and V3) are higher 
than that on Ci1 and Ci4 (V1 and V4). 
III. PROPOSED CAPACITOR VOLTAGE BALANCE CONTROL 
In this section, a capacitor voltage balance control is 
proposed, which can not only realize ZVS but also eliminate 
the voltage unbalance on the four input capacitors. 
A. Proposed ZVS PWM Strategy 
Fig. 2 presents the proposed ZVS PWM strategy including 





























































Fig. 2. Operation principle of the proposed ZVS PWM strategy. (a) Working 
mode I. (b) Working mode II. 
In Fig. 2, drv1 - drv4 are the driving signals of S1 - S4 and d1 is 
the duty cycle in one switching period. In the working mode I, 
the duty cycles of drv1 and drv4 are 0.5 and duty cycles of drv2 
and drv3 are d1. On the contrary, the duty cycles of drv2 and drv3 
are 0.5 and duty cycles of drv1 and drv4 are d1 in the working 
mode II. 
Fig. 3 presents the equivalent circuits to illustrate the 
operation principle of the working mode I presented in Fig. 
2(a). 
Stage 0 [before t0] During this stage, the power switches S2 
and S4 are on-state, so the primary currents ip1 and ip2 flow 
through S2 and S4 respectively. During this stage, the primary 
voltages Vab and Vcd are -V2 and -V4 respectively; and the 
primary power is transferred to the output through Tr2, Tr1, and 
Dr2. 
Stage 1 [t0 - t1] At t0, the switch S2 is turned off. The 
capacitor C2 begins to charge, and the capacitor C1 starts to 
discharge. This stage would finish until the voltage on C2 
increases Vin/2 and the voltage on C1 decreases 0 V. 
Stage 2 [t1 - t2] At t1, the voltage on C1 becomes 0 V and 
the diode D1 begins to conduct. The circuit works in a free-
wheeling mode. During this stage, the primary current ip1 
flows through D1, Ci1, Tr1; the primary current ip2 flows 
through S4, Ci4, Tr2; and the primary voltages Vab and Vcd are 
V1 and -V4 respectively. 
Stage 3 [t2 - t3] At t2, the switch S4 is turned off. The 
capacitor C4 begins to charge, and the capacitor C3 starts to 
discharge. This stage would finish until the voltage on C4 
increases to Vin/2 and the voltage on C3 decreases 0 V. During 
this stage, there is no enough primary power to be transferred 
to the output, so the output rectifier diodes Dr1 and Dr2 would 
turn on simultaneously, which clamps the primary voltage and 
secondary both at 0 V. In addition, the primary currents ip1 and 
ip2 start to increase. 
Stage 4 [t3 - t4] At t3, the voltage on C3 becomes 0 V and 
the diode D3 begins to conduct. Therefore, the power switches 
S1 and S3 can be turned on at zero voltage. During this stage, 
the primary voltages Vab and Vcd are V1 and V3 respectively. 
Stage 5 [t4 - t5] At t4, the primary currents ip1 and ip2 
increase to 0 A and continues to increase linearly, which 
means that the directions of ip1 and ip2 start to change. The 
primary voltages Vab and Vcd remain V1 and V3 respectively. 
Stage 6 [t5 - t6] At t5, the primary currents ip1 and ip2 
increase to io/n, then the output rectifier diode Dr2 turn off and 
the input power begins to be transferred to the output through 
Tr1, Tr2, and Dr1. During this stage, the primary currents ip1 and 
ip2 are both kept at io/n; and the primary voltages Vab and Vcd 
are still V1 and V3 respectively. 
At t6, the power switch S3 is turned off, then the next half 
switching period starts. The analysis about this half switching 
period is similar to that in the last half switching period, which 
is not repeated here. 
The operation principle of the working mode II is similar to 
that of the working mode I. The main difference between the 
working mode I and II in the first half switching period is the 
time period [t0 - t3], whose equivalent circuits are presented in 
Fig. 4. The analysis of the working mode II is similar to that of 
the working mode II, which is not repeated here. 
The main difference between the working mode I and II is 
the voltages Vab and Vcd as shown in Fig. 2. On the other words, 
the voltages on the capacitors Ci2 and Ci3 (V2 and V3) are higher 
than the voltages on the capacitors Ci1 and Ci4 (V1 and V4) in 
the working mode I, contrarily the voltages on the capacitors 
Ci2 and Ci3 (V2 and V3) are lower than the voltages on the 
























































































































































































































































































































































































                                            (a)                                                                              (b)                                                                               (c) 
Fig. 4. Main equivalent circuits of the working mode II. (a) [t0 - t1]. (b) [t1 - t2]. (c) [t2 - t3]. 
B. Proposed Capacitor Voltage Balance Control 
Based on the above analysis, the major difference between 
the working mode I and II is the voltages on the input 
capacitors (V1 - V4). Therefore, a capacitor voltage balance 
control is proposed by alternating the two working modes to 
balance these four capacitor voltages V1 - V4. Fig. 5 shows the 
proposed control to balance the voltages among the four input 
capacitors, in which drv1 - drv4 are four driving signals of the 
power switches S1 - S4 and d1 is duty cycle in one switching 
period. In the proposed capacitor voltage balance control, the 
working mode I is utilized for the first switching period and the 
working mode II is utilized for the second switching period, 
which can lead that the voltages on the four input capacitors are 
the same in every two switching periods. 
Based on the volt-second principle, the voltages on the 
transformers Tr1 and Tr2 multiplied by the time periods in two 
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(8) 
According to (7) and (8), it can be obtained 
1 2V V                                             (9) 
3 4V V                                           (10) 
According to (1), (2) and (9), (10), it can be obtained 
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Fig. 5. Proposed capacitor voltage balance control. 
IV. CHARACTERISTICS UNDER PROPOSED CONTROL 
STRATEGY 
A. Output Characteristic 
If neglecting the duty cycle loss, the average output 
voltage Vo is 
1 1 2 1 3 1 4 11
2o
V d V d V d V dV
n
             (12) 







                            (13) 
Assume the leakage inductances of the two transformers 
Tr1 and Tr2 are the same, which are both Lr. The duty cycle 
loss namely dloss in one switching period as shown in Fig. 5 
([t0 - t3] and [t6 - t9]) can be given by 
3 0 9 6( ) ( ) 16 r o
loss
s in s
t t t t L i
d
T n V T
                  (14) 
After considering the effect of the duty cycle loss, the 
output voltage Vo can be calculated by 
1 1
8
( ) ( )
2
in loss in r o
o
in s
V d V L i
V d d
n n n V T
            (15) 
B. ZVS Achievement Conditions 
Before discussing the ZVS achievement conditions under 
the proposed control strategy, one assumption is made that the 
parasitic capacitors of S1 - S4 (C1 - C4) are the same, which is 
named as Cp. 
Under the working mode I, the energy E1 calculated by 
(16) is needed to ensure the switches S1 and S4 achieving zero-
voltage switch-on. The energy to realize the zero-voltage 
switch-on for S1 and S4 is provided by both the output filter 
inductance and the leakage inductance. 
2 2 2
1 1 2
1 1 1( ) ( )




E C C C V          (16) 
The energy of the leakage inductance of the transformer is 
utilized to achieve zero-voltage switch-on of switches S2 and 
S3. Therefore, in order to achieve the zero-voltage switch-on 




1 1 1 1( ) ( )
2 2 2 2 2 4
o in in
r p in
i V VL C C C V
n
  (17) 
Under the working mode II, the analysis of the ZVS 
achievement conditions is similar to that under the working 
mode I as above, which is not repeated here. 
The proposed capacitor voltage balance control works by 
alternating the working mode I and II, so the ZVS achievement 
conditions of the proposed capacitor voltage balance control is 
the combination of the ZVS achievement conditions of the 
working mode I and II. As shown in Fig. 5, in the first 
switching period, the energy from both the output filter 
inductance and leakage inductance of the transformer is 
provided for S3, S4 to realize the zero-voltage switch-on and the 
energy from the leakage inductance is provided for S1, S2 to 
achieve the zero-voltage switch-on. In the second switching 
period, the ZVS achievement conditions are just contrary to 
that in the first switching period, which means the energy from 
both the output filter inductance and leakage inductance of the 
transformer is provided for S1, S2 to realize the zero-voltage 
switch-on and the energy from the leakage inductance is 
provided for S3, S4 to achieve the zero-voltage switch-on. 
V. SIMULATION VERIFICATION 
In order to verify the proposed control strategy, a 
simulation model is established in PLECS, whose circuit 
parameters are list in Appendix. In the simulation, the input 
voltage Vin is 800 V, the output voltage Vo is 50 V, and the 
output power namely Po is 4.2 kW. The simulation results are 

















Time (20 us/ div)  
(b) 
Fig. 6. Simulation results including Vin, Vab, Vcd, Vo, ip1, ip2, and io when Vin = 
800 V, Vo = 50 V, and Po = 4.2 kW. (a) Conventional control strategy. (b) 
Proposed control strategy. 
From Fig. 6, it can be observed that the primary currents ip1 
and ip2 are the same under the conventional and proposed 
control strategy but the primary voltages Vab and Vcd are 
different between the conventional control strategy and 
proposed control strategy as marked in Fig. 6. 
Figs. 7(a) and (b) presents the four capacitor voltages V1 - 
V4 under the conventional and proposed control strategy 
respectively. From Fig. 7, it can be observed that: 1) under the 
conventional control strategy, the four capacitor voltages are 
unbalanced, in which the average value of V1 and V4 are both 
140 V and the average value of V2 and V3 are both 260 V as 
marked in Fig. 7(a); 2) by utilizing the proposed capacitor 
voltage balance control, the four capacitor voltages become 
balanced, whose average values are all 200 V (Vin/4) as marked 
in Fig. 7(b); and 3) the simulation results are consistent with 
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(b) 
Fig. 7. Simulation results including Vin, V1, V2, V3, V4, Vo, and io when Vin = 
800 V, Vo = 50 V, and Po = 4.2 kW. (a) Conventional control strategy. (b) 
Proposed control strategy. 
Finally, based on the simulation results, it can be concluded 
that the proposed capacitor voltage balance control can 
effectively balance the voltages among the input capacitors, 
which can thus reduce the voltage stresses on the input 
capacitors in the dual half-bridge cascaded TL DC/DC 
converter. 
VI. CONCLUSION 
In this paper, a ZVS PWM strategy with a capacitor voltage 
balance control is proposed for the dual half-bridge cascaded 
TL DC/DC converter. The proposed ZVS PWM strategy is 
composed of two working modes, which can both realize the 
ZVS. More importantly, a capacitor voltage balance control is 
proposed by alternating the two working modes of the 
proposed ZVS PWM strategy to eliminate the voltage 
unbalance among the input capacitors. Consequently, the 
proposed control strategy can effectively reduce the switching 
losses and noises, reduce the voltage stresses on the input 
capacitors, and thus improve the performances of the converter. 
Finally, the simulation results validate the effectiveness of the 
proposed control strategy. 
APPENDIX 
TABLE I.  PARAMETERS OF THE SIMULATION MODEL 
Turns Ratio of Transformers Tr1 and Tr1 2:1:1 
Leakage Inductance of Tr1 and Tr1 (uH) 10.7 
Magnetizing Inductance of Tr1 and Tr1 (uH) 2000 
Input Capacitors Ci1 - Ci4 (uF) 470 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductors Lo (uH) 100 
Switching Frequency (kHz) 50 
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